Jump to content

Wired Terminals in Subdiagrams

From LabVIEW Wiki
Revision as of 07:11, 20 August 2024 by Logmanoriginal (talk | contribs) (Created page with "{{LabVIEW VI Analyzer Toolkit Infobox|tree-category=block diagram|tree-subcategory=performance}} '''Wired Terminals in Subdiagrams''' is a VI Analyzer test installed by t...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Wired Terminals in Subdiagrams

Wired Terminals in Subdiagrams is a VI Analyzer test installed by the LabVIEW VI Analyzer Toolkit add-on. It checks if any control or indicator that is wired on the connector pane does not reside within the top-level diagram.

Explanation

To avoid unnecessary memory copies, control and indicator terminals that are wired on the connector pane should be placed on the top-level diagram.